Abstract them uninteresting for multi-level NAND applications. As a possible solution we propose the addition of a thin SiN layer
Introduction 10nm, 10.5nm and 11.2nm. Poly-Si was used as a control gate. On some wafers, the interpoly HTO top oxide was The large success of mobile equipment is leading to a skipped to reduce the EOT of the stack (S4, Fig. 1 ). In this dramatic increase of the market for NAND Flash, key case, a TiN control gate was deposited. The gate length was devices for mass data storage [n] . Discrete trap memories, defined by electron beam lithography, down to 90nm. such as TANOS [2] and Si-nc memories [3, 4] are one of the Si-ncl SiN memories (sample S5 and S6) -In this case, Si-ncs most suitable candidates to push integration density further were deposited by CVD (qT-8nm, d=9EI cm-2) and capped beyond the 45nm node, because of their good scalability, in-situ by a 2nm SiN layer. HfAlO based 3-layer (S5) and 2-robustness against SILC and low floating gate (FG) to layer (S6) IPDs were integrated. floating gate coupling. In particular, Si-nc memories offer the Fig. 1 presents Si-ncs SEM plan views and TEM cross potential of better data-retention at high temperature (the sections of the memory devices. Fig.2 [5, Fig.3 shows the IV characteristics of high-k based 3-layer 6] is necessary. In particular, in this paper, we present for the IPD capacitors. One can observe that at high fields, the 1St time to our knowledge an exhaustive experimental and insulation capabilities increase with the Hf content of the theoretical study of Si-nc memories where the conventional high-k [7] . Moreover, lower leakage currents are measured at HTO Fig. 16 ) that leads to good correspondence with the leakage current through the IPD stack, which is probably experimental results. enhanced by the presence of defects in the high-k layer [9] . TCAD 3D simulations (Fig. 17) using Synopsys tools were We observe that the charge loss is the highest for the HfO2 performed to evaluate the FG to FG coupling for future IPD memory while the A1203 IPD exhibits the best retention generations of ultra dense NAND memories [1] . A strong time and the slowest charge decay rate. This is consistent reduction (-2 decades) of the FG cross coupling in the 32nm with the more elevated barrier height and the lower ratio of node with Si-ncs is obtained compared to the case of a polythe crystalline phase of A1203, which lead to a lower leakage Si FG, due to reduced coupling areas. This leads to a lower current. Finally, the charge life time was extracted from parasitic AVth of the disturbed cell for a given FG charge in retention measurements (Fig.11) 
